

10/077967
02/20/02

**PATENT NUMBER and
ISSUE DATE**

U.S. UTILITY Patent Application

205

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10077967	02/20/2002	438 267	107	2822	TRINH

**APPLICANTS: Kim Sarah; List R.; Kellar Scot;

**CONTINUING DATA VERIFIED: *MT now*

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED: *MT now*

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed 35 USC 119 conditions met		<input type="checkbox"/> yes <input checked="" type="checkbox"/> no	ATTORNEY DOCKET NO
Verified and Acknowledged Examiner's initials		<input type="checkbox"/> yes <input checked="" type="checkbox"/> no	219.40232X00
TITLE : Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices			
U.S. DEPT. OF COMM./PAT. & TM-PTO-436L(Rev. 12-94)			

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
ISSUE FEE		DRAWING	
Amount Due	Date Paid		
		Primary Examiner	
TERMINAL DISCLAIMER		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: DISK (CRF) CD-ROM
(Attached in pocket on right inside flap)